CM-5 Overall Architecture Coordinated Homogeneous Array of RISC Processors or CHARM Asymmetric CoProcessors Model – Large Array of Processor Nodes – Small Collection of Control Nodes 2 Separate scalable networks – One for data – One for control and synchronization Still uses striped RAID for high disk BandWidth 11
{}