Synthetisierbares VHDL library IEEE; use IEEE.std_logic entity HEX2LED is port ( HEX: in ST LED: out S ); end HEX2LED;
{"Image DocumentName": "Synthetisierbares VHDL", "Image ImageDescription": "library IEEE; use IEEE.std_logic. entity HEX2LED is. port ( HEX: in ST. LED: out S. ); end HEX2LED; Synthetisierbares VHDL.", "Image XResolution": "37", "Image YResolution": "37", "Image ResolutionUnit": "Pixels/Centimeter", "Image Software": "SlidePlayer", "Image YCbCrPositioning": "Centered"}