11-21 Figure 11.19 S-R Flip-Flop Implementation and Timing SR Flip-Flop The circuit can be made from two SR-latch and gates.(A master-slave FF) 1.When Ck is 0: S, R set the output of the Master, while the Slave hold the previous value of Q 2.When Ck from 0 to 1: P is held in the Master and this value is transferred to the Slave 3.
{}