© 2001, reiner@hartenstein.de http://www.fpl.uni-kl.de University of Kaiserslautern 4 SOC Alternatives… not including C/C++ CAD Tools [Gordon Bell] The blank sheet of paper: FPGA Auto design of a basic system: Tensilica Standardized, committee designed components*, cells, and custom IP Standard components including more application specific processors *, IP add-ons and custom One chip does it all: SMOP ** *) Processors, Memory, Communication & Memory Links, **) SMOP ??
{}