40 July 16-18, 2001 2001 ITRS Conference 18 July 2001 Work In Progress – Not for Publication Difficult Challenges Less than 65nm Yield Model and Defect Budget –Yield models must comprehend greater parametric sensitivities, impact of circuit design, complex integration issues, greater transistor packing, ultra-thin film integrity, etc.
{}