David Sheldon, UC Riverside 8 of 22 Outline Conjoinment for soft-core FPGA processors Area savings Performance overhead Tuning heuristic for two configurable soft-cores with conjoin option size perf ?
{}