CS The Latch Timing Problem In a sequential circuit, paths may exist through combinational logic:  From one storage element to another  From a storage element back to the same storage element The combinational logic between a latch output and a latch input may be as simple as an interconnect For a clocked D-latch, the output Q depends on the input D whenever the clock input C has value 1
{}