Chip Scope Pro design flow When all signals are connected, core insertion is performed When all signals are connected, core insertion is performed New netlist is created New netlist is created Bitstream generation can be performed in Project Navigator Bitstream generation can be performed in Project Navigator
{}