Using the Core Generator Cores are optimized components –Cores are created by expert designers who have in-depth knowledge of Xilinx FPGA architecture Use the optimum architecture resources so it saves you from instantiating dedicated hardware  Instantiation of the core is required –Guaranteed functionality saves time during simulation Increase design performance –Cores that contain mapping and placement information have predictable performance that is constant over device size and utilization –The data sheet for each core provides performance expectations Use timing constraints to achieve maximum performance
{}