Recap : Always block module and_gate (out, in1, in2); inputin1, in2; outputout; regout; always @(in1 or in2) begin out = in1 & in2; end endmodule zAlways waiting for a change to a trigger signal zThen executes the body Not a real register!.
{}